Primary record

Top Level Physical Design Engineer

Tenstorrent Indexed employerAustin, Texas, United States; Fort Collins, Colorado, United States; Santa Clara, California, United States · Austin, Texas, United States · Fort Collins, Colorado, United States · Santa Clara, California, United States
Source-hosted applyChecked 5h agoOther
Apply at Tenstorrent

Tenstorrent receives this application through Greenhouse. Babu Careers does not claim delivery.

Workplace

hybrid

Employment

Other

Published

Aug 11, 2026

Closes

No date supplied

The role

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary collaboration, implementing sophisticated floorplans, power grids, and clock networks while ensuring design closure at the chip level. If you excel at managing the complexity of full-chip physical design and want to deliver next-generation AI hardware, we need your expertise.

This role is hybrid , based out of Santa Clara, CA or Austin, TX or Fort Collins, CO.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

• A seasoned physical design engineer who thrives on complex, full-chip implementation challenges.

• Expert at collaborating across disciplines, working effectively with architecture, RTL, and packaging teams.

• Passionate about optimizing chip-level implementations for power, performance, and area.

• Detail-oriented professional who drives design closure while maintaining quality and me

Requirements

Department: Advanced Physical Design