Sr. Engineer, Performance Infrastructure

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

We are looking for a talented engineer to join our CPU design team to drive infrastructure for performance analysis, correlation and verification. You’ll work on a CPU based on RISC-V ISA, collaborating with core architects and RTL teams to deliver a highly efficient and performant design.

This role is hybrid, based out of Austin, TX or Santa Clara, CA.

We welcome candidates at various experience levels. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

• Strong problem solver who can identify complex issues, develop practical solutions, and drive them through implementation.

• Enjoy building tools and improving the infrastructure, workflows, and methodologies that make CPU development more efficient.

• Skilled in C++ and Python, with experience using industry-standard compilation, simulation, and emulation tools.

• Experience with verification infrastructure and methodologies along with knowledge of high-performance CPU architecture and microarchitecture.

• Proficient in debugging RTL and logic across multiple design hierarchies and pre-silicon environments.

<

Department: RISC V