Primary record

Software Engineer, Model Runtime

OpenAI Indexed employerSan Francisco
Source-hosted applyChecked 3h ago$266K–$445K/yrFull-Time
Apply at OpenAI

OpenAI receives this application through Ashby. Babu Careers does not claim delivery.

Workplace

hybrid

Employment

Full-Time

Published

Aug 24, 2026

Closes

No date supplied

The role

About the Team OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform. About the Role You will build the model runtime within the inference engine that executes complex, frontier models at scale on OpenAI’s custom silicon. The runtime will sit between models running on the hardware and the upper layers of the cluster serving software stack, translating demanding inference workloads into efficient execution while optimizing for throughput, latency, utilization, and reliability. You will work across model architecture, distributed systems, compilers, kernels, and silicon to design a production-grade runtime comparable in ambition to systems such as vLLM and SGLang, but customized and optimized for OpenAI’s AI accelerator. Your work will shape how new model capabilities map onto the platform and how quickly custom silicon can deliver meaningful performance in production. In this role, you will: - Design and implement the LLM inference runtime for frontier models running on custom silicon. - Build scheduling, continuous batching, memory management, KV-cache management, and execution orchestration for high-performance inference. - Develop distributed execution strategies across chips, hosts, and racks, including model partitioning, communication, and synchronization. - Optimize end-to-end latency, throughput, memory efficiency, and hardware utilization across diverse model architectures and serving workloads. - Partner with kernel, compiler, architecture, and silicon teams to co-design interfaces and remove performance bottlenecks across the stack. -

Requirements

Department: Scaling; Team: Hardware