Primary record

AI Silicon Physical Design Engineer

Cerebras Indexed employerHeadquarters/Sunnyvale Office
Source-hosted applyChecked 1h agoFull-Time
Apply at Cerebras

Cerebras receives this application through Ashby. Babu Careers does not claim delivery.

Workplace

On-site

Employment

Full-Time

Published

Apr 21, 2025

Closes

No date supplied

The role

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Cerebras works with the leading model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership https://openai.com/index/cerebras-partnership/ with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. About The Role Join our close-knit physical design team where you'll excel in synthesizing, placing, and routing high speed designs. Experience the full spectrum of physical design and implementation, collaborating closely with the RTL team and integrating these blocks seamlessly into the full-chip architecture. Skills & Qualifications: - 10+ years of physical design & physical verification experience. - Strong knowledge of block level and full-chip physical verification methodology. - Strong experience in block/subsystem timing closure. - Expert at optimizing for the best power/performance and area. - Experience with the complete physical design flow. - Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues. - Expert with IR/EM analysis and resolution. - Strong background in STA, constraint drafting and timing convergence at block, partition and fullchip. - Should demonstrate and raise the bar for “ownership”, “deep dive” and should demonstrate strong fundamental understanding of PD concepts. - Good understanding of full chip floor planning and integration. - Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements. - Demonstrated ability to work with RTL teams to optimiz

Requirements

Department: Hardware Departments; Team: Silicon